Floorplanning by A Revised 3-D Corner Block List with sub-C+-tree
نویسندگان
چکیده
In this paper we present a 3-D floorplan representation based on the methodologies of Corner Block List (CBL). Our model is an extension and generalization of the original 2-D CBL and inherits its most crucial advantages including: linear time operations and evaluations, relatively small solution space (<n!3) with complex non-slicing structures, etc. Although like other sequence based representations, the solution space of 3-D CBL is not complete, floorplanning algorithms using this 3-D representation can be highly efficient. Our conclusions are confirmed by experimental results.
منابع مشابه
Variable-Order Ant System for VLSI multiobjective floorplanning
Floorplanning is crucial in VLSI chip design as it determines the time-to-market and the quality of the product. In this work, Variable-Order Ant System (VOAS) is developed and combined with a floorplan model namely Corner List (CL) to optimize the area and wirelength. CL is used to represent the floorplan layout. Although CL has proven to have the same search space and time complexity as Corne...
متن کاملPacking Floorplan Representations
As technology advances, design complexity is increasing and the circuit size is getting larger. To cope with the increasing design complexity, hierarchical design and IP modules are widely used. This trend makes module floorplanning/placement much more critical to the quality of a VLSI design than ever. A fundamental problem to floorplanning/placement lies in the representation of geometric rel...
متن کاملPerformance Analysis of VLSI Floor planning using Evolutionary Algorithm
Floorplanning is an important physical design step for hierarchical, building-block design methodology. When the circuit size get increases the complexity of the circuit also increases. To deal with the increasing design complexity the intellectual property (IP) modules are mostly used in floorplanning. This paper presents a Hybrid particle swarm optimization algorithm for floorplanning optimiz...
متن کاملVoltage-Island based Floorplanning in VLSI for Area Minimization using Meta-heuristic Optimization Algorithm
Floor planning is the primary step of the physical design in the Very Large Scale Integration (VLSI) design flow. It is used to estimate the chip area and wire length prior to the real placement of digital blocks and their interconnections. In the modern physical design of VLSI chips, it is essential to design the chip, which works with multi-supply voltages (MSV). To achieve power optimization...
متن کاملOn the Remarkable Formula for Spectral Distance of Block Southeast Submatrix
This paper presents a remarkable formula for spectral distance of a given block normal matrix $G_{D_0} = begin{pmatrix} A & B \ C & D_0 end{pmatrix} $ to set of block normal matrix $G_{D}$ (as same as $G_{D_0}$ except block $D$ which is replaced by block $D_0$), in which $A in mathbb{C}^{ntimes n}$ is invertible, $ B in mathbb{C}^{ntimes m}, C in mathbb{C}^{mti...
متن کامل